An improved hierarchical test generation technique for combinational circuits with repetitive sub-circuits | IEEE Conference Publication | IEEE Xplore