Lithography options and challenges for sub-45nm node interconnect layers | IEEE Conference Publication | IEEE Xplore