Advanced method to monitor design-process marginality for 65nm node and beyond | IEEE Conference Publication | IEEE Xplore