Test structures for the evaluation of 3D chip interconnection schemes | IEEE Conference Publication | IEEE Xplore