Perfect Planar Technology for VLSIs

For high packing density in LSI, some surface planarization techniques for field isolation, gate and multilevel metallization structures have been offered(1,2,3). The purpose of this paper is to provide a new fabrication process for a semiconductor device with a planer surface and higher packing density.