A High Performance CMOS Process with Half-Micron Gate and Novel Low-Parasitic Salicide Interconnect Scheme | IEEE Conference Publication | IEEE Xplore