Yield Model for Planning and Controlling the Manufacture of VLSI Memory Chips

The subject of this paper is a yield model that has been used for optimizing chip productivity, planning, manufacturing, learning, and controlling the manufacture of VLSI memory chips. Examples of the use of this model and results are described.