A Study of High Speed implementation for System on Chip on 2 layers Printed Circuit Board | IEEE Conference Publication | IEEE Xplore