Intel’s Post Silicon functional validation approach | IEEE Conference Publication | IEEE Xplore