The Design of the Bendix Digital Differential Analyzer

The error reduction scheme employed by the Bendix Digital Differential Analyzer, which utilizes both ternary inter-communication between integrators and trapezoidal integration, is described. A device for the variation and automatic resetting of initial conditions is discussed together with an example illustrating its operation. Finally, techniques employed for minimizing the size of the computer are considered.