Feature - Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework | IEEE Journals & Magazine | IEEE Xplore