A planar electrode array in standard CMOS technology

The development of a cheap, useful electrode array chip for scientific and medical applications is discussed. The chip is targeted for an experimental situation in which the neurological structure being studied could lie on or against the chip surface. The authors report on the minimum-sized electrode array which can reliably be built using standard CMOS fabrication techniques. The data suggest that the minimum-sized electrode array may be constructed using two-lambda glass cuts centered over six-lambda metal 2 regions separated by at least two lambda. A 64-electrode, multiplexed, recording-array chip, which is currently in fabrication, is also shown.<
>