A flash ADC with reduced complexity

An architecture for a flash ADC, with reduced circuit complexity is proposed. The design of this ADC is module oriented; a k,n-bit ADC is developed by just cascading k number of n-b flash modules. Making use of the proposed design approach, high resolution converters of 24 b and 32 b could easily be implemented with the low resolution flash modules.<
>