Ultra-thin film SOI/CMOS with selective-epi source/drain for low series resistance, high drive current

A self-aligned selective epitaxial technique is used to overcome the high source/drain resistance problem in ultra-thin film SOI/CMOS devices. Very low series resistances, comparable to those for bulk CMOS devices, are demonstrated with this selective-epi source/drain.<
>