Verilog library development using Cadence Central Delay Calculator | IEEE Conference Publication | IEEE Xplore