Logic design verification via test generation | IEEE Journals & Magazine | IEEE Xplore