On design and evaluation of tapped-delay neural network architectures | IEEE Conference Publication | IEEE Xplore