Design of error detection scheme for class C service in ATM

Presents a logical approach to designing an effective and efficient error detection scheme for ATM. The authors specifically look at providing error protection for the class C service of ATM, which is a connection oriented, variable bit rate service, with no required timing between source and destination. The resulting scheme is similar to the scheme proposed by the CCITT in AAL 5. The authors propose to add a 34 bit CRC to each frame. Their proposal also includes a modification of the mechanism for preventing misdirected cells that is used at the ATM layer.<
>