Margin analysis of quantum flux parametron logic gates | IEEE Journals & Magazine | IEEE Xplore