ASIC design system for radiation environments

A complete radiation hardened ASIC design system, under development by a three company team is described. The compiler approach design system, with radiation hardness tunable library cells, allows the designer to concentrate on the circuit design rather than the details of hardness affecting geometry layout. The designer must be aware of the hardness requirements and the limitations of the available compilable process technologies, but is not burdened with the transistor level design techniques to achieve the hardness desired.<
>