Optimization of primitive gate networks using multiple output two-level minimization | IEEE Conference Publication | IEEE Xplore