A software system architecture for testing multiple part number wafers | IEEE Conference Publication | IEEE Xplore