Design trade-offs when implementing boundary scan in an application specific integrated circuit

The design tradeoffs encountered when implementing a ASIC design that incorporates boundary scan logic are discussed. Boundary scan logic can improve both the device- and system-level testability. The designer, however, must weigh the impact on silicon area, performance, routability, and implementation time to achieve the optimum design solution.<
>