An enhanced one-step C-testable design of two-dimensional iterative logic arrays | IEEE Conference Publication | IEEE Xplore