Review of recent full adders implemented in single electron technology

This paper reviews several full adder designs in single electron technology (SET). Different SET designs of full adders were introduced recently. In addition to the structure and size reported for these full adders, this paper also provides a quantitative comparison in terms of delay and power dissipation. This allows for a better understanding of the advantages and disadvantages of each solution. In addition, an improved FA design based on capacitive threshold logic gates are presented.