Interface issues in hardware-in-the-loop simulation

This paper discusses the interface issues in hardware-in-the-loop (HIL) simulations. Different interfacing schemes are introduced to extend the applicability of HIL to power electronics applications that contains switching events and power hardware testing. Application examples are used to demonstrate the effectiveness of these interfaces, and HIL simulation results are presented.