Inter multi processor communication scheme and shared memory control in HDTV decoder SOC design | IEEE Conference Publication | IEEE Xplore