DFT architecture for a dynamic fault model of the embedded mask ROM of SOC | IEEE Conference Publication | IEEE Xplore