Design of a defect-tolerant and fully testable PLA

The authors present a defect-tolerant and fully testable programmable logic array (PLA) that is based on dynamic redundancy, allowing for the repair of a defective chip. Special emphasis is placed on the location of defects inside a PLA. The repair process consists of replacing a defect product term by a programmable spare one.<
>