A metallization providing two levels of interconnect for beam leaded silicon integrated circuits | IEEE Conference Publication | IEEE Xplore