A methodology for design, modeling, and analysis of networks-on-chip | IEEE Conference Publication | IEEE Xplore