Power-efficient design of memory-based FFT processor with new addressing scheme

The paper presents a new memory-addressing scheme for the realization of low power FFT processors. The scheme is based on the minimization of coefficient access and the reduction of switching activity by modifying the butterfly sequence. Therefore, power consumption in the complex multiplier and memory is significantly saved.