A new self-checking multiplier by use of a code-disjoint sum-bit duplicated adder | IEEE Conference Publication | IEEE Xplore