A usable circuit optimizer for designers | IEEE Conference Publication | IEEE Xplore