Configuring a wafer-scale two-dimensional array of single-bit processors | IEEE Journals & Magazine | IEEE Xplore