Design process supporting simulations on wafer level packages | IEEE Conference Publication | IEEE Xplore