Parasitic effect analysis and modeling for a differential LNA design

In this paper, parasitic effect of CMOS differential LNA is discussed. The sources of parasitic effects are MOS transistor, differential structure, pad, and spiral inductor. Those parasitic effects are analyzed for better exact performance prediction. Differential LNA is simulated with and without parasitic effects. And finally measurement results are discussed and compared with simulated ones.