Automatic verification of library-based IC designs

A novel method for fully automatic verification of layout generated by means of a library is presented. It is based on the bottom-up reconstruction of the architecture level, starting from layout. The benefits have been confirmed during the verification of VLSI circuits generated with the PIRAMID silicon compiler. Previously unnoticed design and synthesis errors have been detected in a very efficient way.<
>