Automatic synthesis and technology mapping of combinational logic | IEEE Conference Publication | IEEE Xplore