A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector | IEEE Conference Publication | IEEE Xplore