50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications | IEEE Conference Publication | IEEE Xplore