A single-chip functional tester

The architecture of a 64.5K transistor chip that generates 192 test vectors and compares them witll data returned by a 16-pin device under test, will be described. It is implemented in 3μm CMOS, with a die size of 9.2×7.9mm. Dissipation is 300mW at a 10MHz clock rate.