An ECL compatible 4K CMOS RAM

This paper will discuss a 4K×1 ECL compatible static RAM using a HMOSII/CMOS process and speed-optimized CMOS circuits. Input and output levels have been found to meet specifications of the ECL 10K logic family. Address access time is 20ns and current drain is 150mA under nominal conditions.