Performance simulation with circuit level models

This paper will present a technique for simulation of large circuit configurations using circuit level modeling which converts integro-differential equations to simple algebraics. A configuration of 1300 interconnected FET logic circuits has been analyzed using this approach.