A three transistor MOS memory cell with internal refresh | IEEE Conference Publication | IEEE Xplore