A three transistor-cell, 1024-bit, 500 NS MOS RAM

An MOS semiconductor memory array has been designed for main memory usage. The array is fully decoded, with a 500-ns read and write cycle, and 345-ns access time: uses three minimum-geometry MOS transistors per cell.