Tendency for full depletion due to gate tunneling current

A high gate tunneling current level from ultra-thin gate dielectrics leads to a tendency of full depletion. By studying the hole concentration profile under the worst case scenario with V/sub g/ = -V/sub dd/, a method of categorizing ultra thin film SOI MOSFETs is proposed. A design analysis of FD SOI device using this method is demonstrated.