Dynamic base register caching: a technique for reducing address bus width | IEEE Conference Publication | IEEE Xplore