Addressing Latch-up Verification Challenges of 2.5D/3D Technologies

This paper illustrates advanced latch-up verification challenges associated with 2.5D/3D ICs, especially for external and mixed-voltage rules. It presents proposed automated verification flows and demonstrates experimental results. Flows are based on identification of external IOs from the assembly level, without the use of layout markers on the die level.