A Temperature-Compensated Power-on-Reset Circuit in 40nm CMOS | IEEE Conference Publication | IEEE Xplore